

Mar. 25, 2017

The HV pad, and the HV wire bond, are encased in conformal coating, on both top and bottom of the carrier board.

*Bottom*

$HV$

$(p = p_{in})$



$G$   $S$   $G$   $S$   $G$   $S$   $G$

# Tiling

The active area of an APD is  $8 \times 8 \text{ mm}^2$ .


So, to make a square tiling of such APDs, they could be on a carrier board that is  $16 \times 16 \text{ mm}^2$ , with 25% active area per layer of tiling, and 4 tiling layers for 100% active area.

The carrier board:




# Tiling, II

A single tiling layer, with a 4x4 array of APDs; active area is 25%.



One APD on each of 4 tiling layers, Showing how 100% coverage is thereby obtained



The Penn preamps would be laid in a similar array, with external HV, DC and signal connections along, say the left edge. A multilayer board would facilitate this.

